Microchip PIC32MX575F512L manual
7.1 · 1
user manualMicrochip PIC32MX575F512L
© 2009-2012 Microchip Technology Inc. DS61154C-page 34-1
Controller Area
Network (CAN)
34
Section 34. Controller Area Network (CAN)
HIGHLIGHT
This section of the manual contains the following topics:
34.1 Introduction..............................................................................................................34-2
34.2 CAN Message Formats ...........................................................................................34-4
34.3 CAN Registers.........................................................................................................34-9
34.4 Enabling and Disabling the CAN Module ..............................................................34-47
34.5 CAN Module Operating Modes.............................................................................. 34-47
34.6 CAN Message Handling ....................................................................................... 34-49
34.7 Transmitting a CAN Message................................................................................ 34-56
34.8 CAN Message Filtering.......................................................................................... 34-68
34.9 Receiving a CAN Message....................................................................................34-75
34.10 Bit Timing............................................................................................................... 34-83
34.11 CAN Error Management ........................................................................................ 34-87
34.12 CAN Interrupts.......................................................................................................34-90
34.13 CAN Received Message Time Stamping............................................................... 34-94
34.14 Power-Saving Modes ............................................................................................34-95
34.15 Related Application Notes .....................................................................................34-96
34.16 Revision History..................................................................................................... 34-97
View the manual for the Microchip PIC32MX575F512L here, for free. This manual comes under the category not categorized and has been rated by 1 people with an average of a 7.1. This manual is available in the following languages: English. Do you have a question about the Microchip PIC32MX575F512L or do you need help? Ask your question here
- Section 34. Controller Area Network (CAN)
- 34.1 Introduction
- 34.2 CAN Message Formats
- 34.3 CAN Registers
- 34.3.1 Module and CAN Bit Rate Configuration Registers
- 34.3.2 Interrupt and Status Registers
- 34.3.3 Mask and Filter Configuration Registers
- 34.3.4 CAN Module Control Registers
- Table 34-1: CAN Controller Register Summary (Continued)
- Register 34-1: CiCON: CAN Module Control Register (Continued)
- Register 34-2: CiCFG: CAN Baud Rate Configuration Register (Continued)
- Register 34-3: CiINT: CAN Interrupt Register (Continued)
- Register 34-4: CiVEC: CAN Interrupt Code Register
- Register 34-5: CiTREC: CAN Transmit/Receive Error Count Register
- Register 34-6: CiFSTAT: CAN FIFO Status Register
- Register 34-7: CiRXOVF: CAN Receive FIFO Overflow Status Register
- Register 34-8: CiTMR: CAN TImer Register
- Register 34-9: CiRXMn: CAN Acceptance Filter Mask n Register (n = 0, 1, 2 or 3)
- Register 34-10: CiFLTCON0: CAN Filter Control Register 0 (Continued)
- Register 34-11: CiFLTCON1: CAN Filter Control Register 1 (Continued)
- Register 34-12: CiFLTCON2: CAN Filter Control Register 2 (Continued)
- Register 34-13: CiFLTCON3: CAN Filter Control Register 3 (Continued)
- Register 34-14: CiFLTCON4: CAN Filter Control Register 4 (Continued)
- Register 34-15: CiFLTCON5: CAN Filter Control Register 5 (Continued)
- Register 34-16: CiFLTCON6: CAN Filter Control Register 6 (Continued)
- Register 34-17: CiFLTCON7: CAN Filter Control Register 7 (Continued)
- Register 34-18: CiRXFn: CAN Acceptance Filter n Register 7 (n = 0 through 31)
- Register 34-19: CiFIFOBA: CAN Message Buffer Base Address Register
- Register 34-20: CiFIFOCONn: CAN FIFO Control Register (n = 0 through 31) (Continued)
- Register 34-21: CiFIFOINTn: CAN FIFO Interrupt Register (n = 0 through 31) (Continued)
- Register 34-22: CiFIFOUAn: CAN FIFO User Address Register (n = 0 through 31)
- Register 34-23: CiFIFOCIn: CAN Module Message Index Register (n = 0 through 31)
- Table 34-1: CAN Controller Register Summary (Continued)
- 34.3.1 Module and CAN Bit Rate Configuration Registers
- 34.4 Enabling and Disabling the CAN Module
- 34.5 CAN Module Operating Modes
- 34.6 CAN Message Handling
- 34.7 Transmitting a CAN Message
- 34.7.1 Format of Transmit Message Buffer
- Table 34-2: Transmit Message Buffer Format as Stored in System Memory
- Figure 34-11: Format of CMSGSID
- Figure 34-12: Format of CMSGEID
- Figure 34-13: Format of CMSGDATA0
- Figure 34-14: Format of CMSGDATA1
- Example 34-6: Implementing a CAN Message Buffer in Memory
- Example 34-7: Example Usage of the Data Structure
- Table 34-2: Transmit Message Buffer Format as Stored in System Memory
- 34.7.2 Requesting Transmit of a Message
- 34.7.3 Transmit Message Priority
- 34.7.4 Aborting Transmission of a Queued Message
- 34.7.5 Remote Transmit Request
- 34.7.6 Example Message Transmission FIFO Behavior
- Figure 34-16: FIFO Configuration for Example FIFO Behavior
- Figure 34-17: FIFO1 at Start
- Figure 34-18: FIFO1 - First Write
- Figure 34-19: FIFO1 - First Message Transmitted
- Figure 34-20: FIFO1 - Seventh Write About to Fill
- Figure 34-21: FIFO1 - Eighth Write Buffer Full
- Figure 34-22: FIFO1 - Fully Transmitted
- Figure 34-16: FIFO Configuration for Example FIFO Behavior
- 34.8 CAN Message Filtering
- 34.9 Receiving a CAN Message
- Table 34-5: Receive Message Format as Stored in RAM - CiCON.CANCAP = 1, CFIFOCON.DONLY = 0
- Figure 34-26: Format of CMSGSID
- Figure 34-27: Format of CMSGEID
- Figure 34-28: Format of CMSGDATA0
- Figure 34-29: Format of CMSGDATA1
- Example 34-13: Implementing a CAN Full Receive Message Buffer in Memory
- Example 34-14: Example Usage of the Data Structure
- 34.9.1 Data-Only Receive Messages
- 34.9.2 Processing a Received Message
- 34.9.3 Example Receive FIFO Behavior
- Table 34-5: Receive Message Format as Stored in RAM - CiCON.CANCAP = 1, CFIFOCON.DONLY = 0
- 34.10 Bit Timing
- 34.11 CAN Error Management
- 34.12 CAN Interrupts
- 34.13 CAN Received Message Time Stamping
- 34.14 Power-Saving Modes
- 34.15 Related Application Notes
- 34.16 Revision History
- Worldwide Sales and Service
General
| Microchip | |
| PIC32MX575F512L | |
| not categorized | |
| English | |
| User manual (PDF) |
Can't find the answer to your question in the manual? You may find the answer to your question in the FAQs about the Microchip PIC32MX575F512L below.
Is the manual of the Microchip PIC32MX575F512L available in English?
Yes, the manual of the Microchip PIC32MX575F512L is available in English .
Is your question not listed? Ask your question here
No results
Need help?
Do you have a question about the Microchip and the answer is not in the manual? Ask your question here. Provide a clear and comprehensive description of the problem and your question. The better your problem and question is described, the easier it is for other Microchip owners to provide you with a good answer.
Number of questions: 0